9f2dec7ef9
This is an automatically generated commit which aids following Kernel patch history, as git will see the move and copy as a rename thus defeating the purpose. For the original discussion see: https://lists.openwrt.org/pipermail/openwrt-devel/2023-October/041673.html Signed-off-by: Julius Bairaktaris <julius@bairaktaris.de> Link: https://github.com/openwrt/openwrt/pull/24031 Signed-off-by: Jonas Jelonek <jelonek.jonas@gmail.com>
55 lines
1.6 KiB
Diff
55 lines
1.6 KiB
Diff
From 1e2261a669a9596ba435c6fe524e026bac0f0e2f Mon Sep 17 00:00:00 2001
|
|
From: George Moussalem <george.moussalem@outlook.com>
|
|
Date: Mon, 30 Jun 2025 16:35:01 +0400
|
|
Subject: arm64: dts: qcom: ipq5018: Add MDIO buses
|
|
|
|
IPQ5018 contains two mdio buses of which one bus is used to control the
|
|
SoC's internal GE PHY, while the other bus is connected to external PHYs
|
|
or switches.
|
|
|
|
There's already support for IPQ5018 in the mdio-ipq4019 driver, so let's
|
|
simply add the mdio nodes for them.
|
|
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
|
|
Signed-off-by: George Moussalem <george.moussalem@outlook.com>
|
|
Link: https://lore.kernel.org/r/20250630-ipq5018-ge-phy-v6-2-01be06378c15@outlook.com
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq5018.dtsi | 24 ++++++++++++++++++++++++
|
|
1 file changed, 24 insertions(+)
|
|
|
|
(limited to 'arch/arm64/boot/dts/qcom/ipq5018.dtsi')
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
@@ -185,6 +185,30 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ mdio0: mdio@88000 {
|
|
+ compatible = "qcom,ipq5018-mdio";
|
|
+ reg = <0x00088000 0x64>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ clocks = <&gcc GCC_MDIO0_AHB_CLK>;
|
|
+ clock-names = "gcc_mdio_ahb_clk";
|
|
+
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ mdio1: mdio@90000 {
|
|
+ compatible = "qcom,ipq5018-mdio";
|
|
+ reg = <0x00090000 0x64>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ clocks = <&gcc GCC_MDIO1_AHB_CLK>;
|
|
+ clock-names = "gcc_mdio_ahb_clk";
|
|
+
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
qfprom: qfprom@a0000 {
|
|
compatible = "qcom,ipq5018-qfprom", "qcom,qfprom";
|
|
reg = <0x000a0000 0x1000>;
|