Linus Torvalds released the next kernel after 6.19 as version 7.0 instead of 6.20. Rename the backported patch files accordingly so their names correctly reflect the upstream release they originate from. This is a pure rename (100% similarity), no functional changes. Affected targets: - microchipsw (patches-6.18) - qualcommax (patches-6.12, patches-6.18) Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com> Link: https://github.com/openwrt/openwrt/pull/24491 Signed-off-by: Jonas Jelonek <jelonek.jonas@gmail.com>
48 lines
2 KiB
Diff
48 lines
2 KiB
Diff
From d106f9681d1952b7c19726b0713cee6ae11211f5 Mon Sep 17 00:00:00 2001
|
|
From: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
|
|
Date: Tue, 6 Jan 2026 19:51:24 +0100
|
|
Subject: arm64: dts: qcom: ipq5018: Correct USB DWC3 wrapper interrupts
|
|
|
|
Interrupts for DWC3 node were completely mixed up - SPI interrupt 62 is
|
|
not listed in reference manual at all. It was also causing dtbs_check
|
|
warnings:
|
|
|
|
ipq5018-rdp432-c2.dtb: usb@8af8800 (qcom,ipq5018-dwc3): interrupt-names:0: 'pwr_event' was expected
|
|
ipq5018-rdp432-c2.dtb: usb@8af8800 (qcom,ipq5018-dwc3): interrupt-names: ['hs_phy_irq'] is too short
|
|
|
|
Warning itself was introduced by commit 53c6d854be4e ("dt-bindings: usb:
|
|
dwc3: Clean up hs_phy_irq in binding"), but this was trying to bring
|
|
sanity to the interrupts overall, although did a mistake for IPQ5018.
|
|
IPQ5018 does not have QUSB2 PHY and its interrupts should rather match
|
|
ones used in IPQ5332.
|
|
|
|
Correct it by using interrupts matching the bindings and reference
|
|
manual.
|
|
|
|
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
|
|
Tested-by: George Moussalem <george.moussalem@outlook.com>
|
|
Link: https://lore.kernel.org/r/20260106185123.19929-3-krzysztof.kozlowski@oss.qualcomm.com
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq5018.dtsi | 8 ++++++--
|
|
1 file changed, 6 insertions(+), 2 deletions(-)
|
|
|
|
(limited to 'arch/arm64/boot/dts/qcom/ipq5018.dtsi')
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
@@ -571,8 +571,12 @@
|
|
compatible = "qcom,ipq5018-dwc3", "qcom,dwc3";
|
|
reg = <0x08af8800 0x400>;
|
|
|
|
- interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
|
|
- interrupt-names = "hs_phy_irq";
|
|
+ interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
|
|
+ <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
|
|
+ <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ interrupt-names = "pwr_event",
|
|
+ "dp_hs_phy_irq",
|
|
+ "dm_hs_phy_irq";
|
|
|
|
clocks = <&gcc GCC_USB0_MASTER_CLK>,
|
|
<&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
|