f4a7ae107e
USXGMII carries the line rate to the MAC in a Clause 37 code word, so the link needs in-band signalling. Without "managed" the port is PHY managed, phylink disables in-band on the PHY, and with the PCS now honouring neg_mode neither end runs autonegotiation, so nothing crosses the system interface. Every USXGMII port in this target was missing the property: ten ports across eight boards, all of them an Aquantia PHY on copper, none of them an SFP cage. ipq8074-rt-ax89x already carried "in-band-status" on its SGMII lan8, which is why a file-level search made it look covered. Only the two ports on ipq8072-301w have been tested on hardware. The remaining eight are the same PHY family behind the same PCS, are broken today for the same reason, and cannot regress from a state where they pass no traffic, but they have not been confirmed on a board. That test ran on the 6.18 testing kernel, where phylink switches the PHY side on through phy_config_inband(). On 6.12 the PHY has no such op and 0760-net-phy-aquantia-enable-USXGMII-MAC-autoneg.patch forces the same bit unconditionally, so the end state matches, but no board has confirmed it there. Tested-by: Rudy Andram <rmandrad@gmail.com> Assisted-by: Claude:claude-opus-5 Signed-off-by: Julius Bairaktaris <julius@bairaktaris.de> Link: https://github.com/openwrt/openwrt/pull/24420 Signed-off-by: Robert Marko <robimarko@gmail.com>
539 lines
9.3 KiB
Text
539 lines
9.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
// Copyright 2024 Weikai Kong (priv at pppig236.com)
|
|
|
|
/dts-v1/;
|
|
|
|
#include "ipq6018-512m.dtsi"
|
|
#include "ipq6018-cp-cpu.dtsi"
|
|
#include "ipq6018-ess.dtsi"
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
model = "Linksys MR7500";
|
|
compatible = "linksys,mr7500", "qcom,ipq6018";
|
|
|
|
aliases {
|
|
serial0 = &blsp1_uart3;
|
|
serial1 = &blsp1_uart2;
|
|
|
|
led-boot = &led_system_blue;
|
|
led-running = &led_system_blue;
|
|
led-failsafe = &led_system_red;
|
|
led-upgrade = &led_system_green;
|
|
|
|
label-mac-device = &swport5;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
bootargs-append = " root=/dev/ubiblock0_0";
|
|
};
|
|
|
|
extcon_usb {
|
|
pinctrl-0 = <&extcon_usb_pins>;
|
|
pinctrl-names = "default";
|
|
id-gpio = <&tlmm 26 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
};
|
|
|
|
gpio_keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-0 = <&button_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
wps {
|
|
label = "wps";
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&tlmm 56 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "pwm-leds";
|
|
|
|
usb {
|
|
color = <LED_COLOR_ID_BLUE>;
|
|
function = LED_FUNCTION_USB;
|
|
gpios = <&tlmm 30 GPIO_ACTIVE_HIGH>;
|
|
pwms = <&pwm 1 650000>;
|
|
max-brightness = <255>;
|
|
trigger-sources = <&usb3_port1>, <&usb3_port2>;
|
|
linux,default-trigger = "usbport";
|
|
};
|
|
|
|
led_system_red: red {
|
|
color = <LED_COLOR_ID_RED>;
|
|
function = LED_FUNCTION_INDICATOR;
|
|
pwms = <&pwm 2 1250000>;
|
|
max-brightness = <255>;
|
|
panic-indicator;
|
|
};
|
|
|
|
led_system_green: green {
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_INDICATOR;
|
|
pwms = <&pwm 3 1250000>;
|
|
max-brightness = <255>;
|
|
};
|
|
|
|
led_system_blue: blue {
|
|
color = <LED_COLOR_ID_BLUE>;
|
|
function = LED_FUNCTION_POWER;
|
|
pwms = <&pwm 0 1250000>;
|
|
max-brightness = <255>;
|
|
};
|
|
};
|
|
|
|
reg_usb_vbus: regulator-usb-vbus {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb_vbus";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
gpios = <&tlmm 25 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
&tlmm {
|
|
pwm_pins: pwm_pinmux {
|
|
/*LED_B*/
|
|
mux_0 {
|
|
pins = "gpio29";
|
|
function = "pwm03";
|
|
drive-strength = <8>;
|
|
bias-pull-up;
|
|
};
|
|
|
|
/*LED_USB*/
|
|
mux_1 {
|
|
pins = "gpio30";
|
|
function = "pwm13";
|
|
drive-strength = <8>;
|
|
bias-pull-down;
|
|
};
|
|
|
|
/*LED_R*/
|
|
mux_2 {
|
|
pins = "gpio31";
|
|
function = "pwm23";
|
|
drive-strength = <8>;
|
|
bias-pull-down;
|
|
};
|
|
|
|
/*LED_G*/
|
|
mux_3 {
|
|
pins = "gpio32";
|
|
function = "pwm33";
|
|
drive-strength = <8>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
extcon_usb_pins: extcon_usb_pins {
|
|
pins = "gpio26";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-down;
|
|
};
|
|
|
|
button_pins: button_pins {
|
|
wps_button {
|
|
pins = "gpio37";
|
|
function = "gpio";
|
|
drive-strength = <8>;
|
|
bias-pull-up;
|
|
};
|
|
reset_button {
|
|
pins = "gpio56";
|
|
function = "gpio";
|
|
drive-strength = <8>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
mdio_pins: mdio_pinmux {
|
|
mux_0 {
|
|
pins = "gpio64";
|
|
function = "mdc";
|
|
drive-strength = <8>;
|
|
bias-pull-up;
|
|
};
|
|
mux_1 {
|
|
pins = "gpio65";
|
|
function = "mdio";
|
|
drive-strength = <8>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
hsuart_pins: hsuart_pins {
|
|
pins = "gpio71", "gpio72", "gpio69", "gpio70";
|
|
function = "blsp1_uart";
|
|
drive-strength = <8>;
|
|
bias-disable;
|
|
};
|
|
|
|
btcoex_pins: btcoex_pins {
|
|
mux_0 {
|
|
pins = "gpio51";
|
|
function = "pta1_1";
|
|
drive-strength = <6>;
|
|
bias-pull-down;
|
|
};
|
|
mux_1 {
|
|
pins = "gpio53";
|
|
function = "pta1_0";
|
|
drive-strength = <6>;
|
|
bias-pull-down;
|
|
};
|
|
mux_2 {
|
|
pins = "gpio52";
|
|
function = "pta1_2";
|
|
drive-strength = <6>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pwm {
|
|
pinctrl-0 = <&pwm_pins>;
|
|
pinctrl-names = "default";
|
|
#pwm-cells = <2>;
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio {
|
|
pinctrl-0 = <&mdio_pins>;
|
|
pinctrl-names = "default";
|
|
reset-gpios = <&tlmm 75 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
|
|
ethernet-phy-package {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "qcom,qca8075-package";
|
|
reg = <0>;
|
|
|
|
qcom,package-mode = "qsgmii";
|
|
|
|
qca8075_0: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
|
|
leds {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
led@0 {
|
|
reg = <0>;
|
|
color = <LED_COLOR_ID_ORANGE>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
|
|
led@1 {
|
|
reg = <1>;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
};
|
|
};
|
|
|
|
qca8075_1: ethernet-phy@1 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <1>;
|
|
|
|
leds {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
led@0 {
|
|
reg = <0>;
|
|
color = <LED_COLOR_ID_ORANGE>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
|
|
led@1 {
|
|
reg = <1>;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
};
|
|
};
|
|
|
|
qca8075_2: ethernet-phy@2 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <2>;
|
|
|
|
leds {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
led@0 {
|
|
reg = <0>;
|
|
color = <LED_COLOR_ID_ORANGE>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
|
|
led@1 {
|
|
reg = <1>;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
};
|
|
};
|
|
|
|
qca8075_3: ethernet-phy@3 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <3>;
|
|
|
|
leds {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
led@0 {
|
|
reg = <0>;
|
|
color = <LED_COLOR_ID_ORANGE>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
|
|
led@1 {
|
|
reg = <1>;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_LAN;
|
|
default-state = "keep";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
aqr114c: ethernet-phy@8 {
|
|
reg = <8>;
|
|
reset-gpios = <&tlmm 77 GPIO_ACTIVE_HIGH>;
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
firmware-name = "marvell/AQR114C.cld";
|
|
|
|
leds {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
led@0 {
|
|
reg = <0>;
|
|
color = <LED_COLOR_ID_ORANGE>;
|
|
function = LED_FUNCTION_WAN;
|
|
default-state = "keep";
|
|
};
|
|
|
|
led@1 {
|
|
reg = <1>;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_WAN;
|
|
default-state = "keep";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&edma {
|
|
status = "okay";
|
|
};
|
|
|
|
&uniphy0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uniphy1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&switch {
|
|
status = "okay";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
ethernet = <&edma>;
|
|
phy-mode = "internal";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
swport1: port@1 {
|
|
reg = <1>;
|
|
label = "lan1";
|
|
phy-handle = <&qca8075_0>;
|
|
phy-mode = "qsgmii";
|
|
pcs-handle = <&uniphy0 0>;
|
|
nvmem-cells = <&hw_mac_addr 1>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
swport2: port@2 {
|
|
reg = <2>;
|
|
label = "lan2";
|
|
phy-handle = <&qca8075_1>;
|
|
phy-mode = "qsgmii";
|
|
pcs-handle = <&uniphy0 1>;
|
|
nvmem-cells = <&hw_mac_addr 1>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
swport3: port@3 {
|
|
reg = <3>;
|
|
label = "lan3";
|
|
phy-handle = <&qca8075_2>;
|
|
phy-mode = "qsgmii";
|
|
pcs-handle = <&uniphy0 2>;
|
|
nvmem-cells = <&hw_mac_addr 1>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
swport4: port@4 {
|
|
reg = <4>;
|
|
label = "lan4";
|
|
phy-handle = <&qca8075_3>;
|
|
phy-mode = "qsgmii";
|
|
pcs-handle = <&uniphy0 3>;
|
|
nvmem-cells = <&hw_mac_addr 1>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
swport5: port@5 {
|
|
reg = <5>;
|
|
label = "wan";
|
|
phy-handle = <&aqr114c>;
|
|
phy-mode = "usxgmii";
|
|
managed = "in-band-status";
|
|
pcs-handle = <&uniphy1 0>;
|
|
nvmem-cells = <&hw_mac_addr 0>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
};
|
|
};
|
|
|
|
&blsp1_uart3 {
|
|
pinctrl-0 = <&serial_3_pins>;
|
|
pinctrl-names = "default";
|
|
status = "okay";
|
|
};
|
|
|
|
&blsp1_uart2 {
|
|
pinctrl-0 = <&hsuart_pins &btcoex_pins>;
|
|
pinctrl-names = "default";
|
|
dmas = <&blsp_dma 2>, <&blsp_dma 3>;
|
|
dma-names = "tx", "rx";
|
|
status = "okay";
|
|
bluetooth { // doesn't work
|
|
compatible = "csr,8811";
|
|
enable-gpios = <&tlmm 34 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
&qpic_bam {
|
|
status = "okay";
|
|
};
|
|
|
|
&qpic_nand {
|
|
status = "okay";
|
|
|
|
nand@0 {
|
|
reg = <0>;
|
|
nand-ecc-strength = <4>;
|
|
nand-ecc-step-size = <512>;
|
|
nand-bus-width = <8>;
|
|
|
|
partitions {
|
|
compatible = "qcom,smem-part";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition-0-devinfo {
|
|
label = "devinfo";
|
|
read-only;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
nvmem-layout {
|
|
compatible = "ascii-eq-delim-env";
|
|
|
|
hw_mac_addr: hw_mac_addr {
|
|
compatible = "mac-base";
|
|
#nvmem-cell-cells = <1>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&ssphy_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dwc_0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
usb3_port1: port@1 {
|
|
reg = <1>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
|
|
usb3_port2: port@2 {
|
|
reg = <2>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
};
|
|
|
|
&qusb_phy_0 {
|
|
status = "okay";
|
|
vdd-supply = <®_usb_vbus>;
|
|
};
|
|
|
|
&usb3 {
|
|
status = "okay";
|
|
vbus-supply = <®_usb_vbus>;
|
|
};
|
|
|
|
&pcie_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
|
|
pcie@0 {
|
|
wifi@0,0 {
|
|
status = "okay";
|
|
/* ath11k has no DT compatible for PCI cards */
|
|
compatible = "pci17cb,1104";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
qcom,ath11k-calibration-variant = "Linksys-MR7500";
|
|
};
|
|
};
|
|
};
|
|
|
|
&wifi {
|
|
status = "okay";
|
|
qcom,ath11k-calibration-variant = "Linksys-MR7500";
|
|
qcom,ath11k-fw-memory-mode = <1>;
|
|
};
|