163 lines
No EOL
2.3 KiB
Text
163 lines
No EOL
2.3 KiB
Text
RAM_SIZE=512
|
|
ROM_SIZE=8192
|
|
INTERRUPT_VECTOR_SIZE=2
|
|
|
|
PINB=io
|
|
PINB.address=0x03
|
|
DDRB=io
|
|
DDRB.address=0x04
|
|
PORTB=io
|
|
PORTB.address=0x05
|
|
PINC=io
|
|
PINC.address=0x06
|
|
DDRC=io
|
|
DDRC.address=0x07
|
|
PORTC=io
|
|
PORTC.address=0x08
|
|
PIND=io
|
|
PIND.address=0x09
|
|
DDRD=io
|
|
DDRD.address=0x0A
|
|
PORTD=io
|
|
PORTD.address=0x0B
|
|
PINA=io
|
|
PINA.address=0x0C
|
|
DDRA=io
|
|
DDRA.address=0x0D
|
|
PORTA=io
|
|
PORTA.address=0x0E
|
|
PORTCR=io
|
|
PORTCR.address=0x12
|
|
TIFR0=io
|
|
TIFR0.address=0x15
|
|
TIFR1=io
|
|
TIFR1.address=0x16
|
|
PCIFR=io
|
|
PCIFR.address=0x1B
|
|
EIFR=io
|
|
EIFR.address=0x1C
|
|
EIMSK=io
|
|
EIMSK.address=0x1D
|
|
GPIOR0=io
|
|
GPIOR0.address=0x1E
|
|
EECR=io
|
|
EECR.address=0x1F
|
|
EEDR=io
|
|
EEDR.address=0x20
|
|
EEARL=io
|
|
EEARL.address=0x21
|
|
GTCCR=io
|
|
GTCCR.address=0x23
|
|
TCCR0A=io
|
|
TCCR0A.address=0x25
|
|
TCNT0=io
|
|
TCNT0.address=0x26
|
|
OCR0A=io
|
|
OCR0A.address=0x27
|
|
OCR0B=io
|
|
OCR0B.address=0x28
|
|
GPIOR1=io
|
|
GPIOR1.address=0x2A
|
|
GPIOR2=io
|
|
GPIOR2.address=0x2B
|
|
SPCR=io
|
|
SPCR.address=0x2C
|
|
SPSR=io
|
|
SPSR.address=0x2D
|
|
SPDR=io
|
|
SPDR.address=0x2E
|
|
ACSR=io
|
|
ACSR.address=0x30
|
|
DWDR=io
|
|
DWDR.address=0x31
|
|
SMCR=io
|
|
SMCR.address=0x33
|
|
MCUSR=io
|
|
MCUSR.address=0x34
|
|
MCUCR=io
|
|
MCUCR.address=0x35
|
|
SPMCSR=io
|
|
SPMCSR.address=0x37
|
|
SPL=io
|
|
SPL.address=0x3D
|
|
SPH=io
|
|
SPH.address=0x3E
|
|
SREG=io
|
|
SREG.address=0x3F
|
|
|
|
WDTCSR=ext_io
|
|
WDTCSR.address=0x60
|
|
CLKPR=ext_io
|
|
CLKPR.address=0x61
|
|
PRR=ext_io
|
|
PRR.address=0x64
|
|
OSCCAL=ext_io
|
|
OSCCAL.address=0x66
|
|
PCICR=ext_io
|
|
PCICR.address=0x68
|
|
EICRA=ext_io
|
|
EICRA.address=0x69
|
|
PCMSK3=ext_io
|
|
PCMSK3.address=0x6A
|
|
PCMSK0=ext_io
|
|
PCMSK0.address=0x6B
|
|
PCMSK1=ext_io
|
|
PCMSK1.address=0x6C
|
|
PCMSK2=ext_io
|
|
PCMSK2.address=0x6D
|
|
TIMSK0=ext_io
|
|
TIMSK0.address=0x6E
|
|
TIMSK1=ext_io
|
|
TIMSK1.address=0x6F
|
|
ADCL=ext_io
|
|
ADCL.address=0x78
|
|
ADCH=ext_io
|
|
ADCH.address=0x79
|
|
ADCSRA=ext_io
|
|
ADCSRA.address=0x7A
|
|
ADCSRB=ext_io
|
|
ADCSRB.address=0x7B
|
|
ADMUX=ext_io
|
|
ADMUX.address=0x7C
|
|
DIDR0=ext_io
|
|
DIDR0.address=0x7E
|
|
DIDR1=ext_io
|
|
DIDR1.address=0x7F
|
|
TCCR1A=ext_io
|
|
TCCR1A.address=0x80
|
|
TCCR1B=ext_io
|
|
TCCR1B.address=0x81
|
|
TCCR1C=ext_io
|
|
TCCR1C.address=0x82
|
|
TCNT1L=ext_io
|
|
TCNT1L.address=0x84
|
|
TCNT1H=ext_io
|
|
TCNT1H.address=0x85
|
|
ICR1L=ext_io
|
|
ICR1L.address=0x86
|
|
ICR1H=ext_io
|
|
ICR1H.address=0x87
|
|
OCR1AL=ext_io
|
|
OCR1AL.address=0x88
|
|
OCR1AH=ext_io
|
|
OCR1AH.address=0x89
|
|
OCR1BL=ext_io
|
|
OCR1BL.address=0x8A
|
|
OCR1BH=ext_io
|
|
OCR1BH.address=0x8B
|
|
TWBR=ext_io
|
|
TWBR.address=0xB8
|
|
TWSR=ext_io
|
|
TWSR.address=0xB9
|
|
TWAR=ext_io
|
|
TWAR.address=0xBA
|
|
TWDR=ext_io
|
|
TWDR.address=0xBB
|
|
TWCR=ext_io
|
|
TWCR.address=0xBC
|
|
TWAMR=ext_io
|
|
TWAMR.address=0xBD
|
|
TWIHSR=ext_io
|
|
TWIHSR.address=0xBE
|
|
TWHSR=ext_io
|
|
TWHSR.address=0xBE |