tools: add risc-v dtb interrupt parsing
Co-authored-by: Oliver Scott <Oliver.Scott@data61.csiro.au> Signed-off-by: Gerwin Klein <gerwin.klein@proofcraft.systems>
This commit is contained in:
parent
3398c01ee9
commit
2296484665
1 changed files with 1 additions and 0 deletions
|
|
@ -186,6 +186,7 @@ CONTROLLERS = {
|
|||
'ti,am33xx-intc': RawIrqController,
|
||||
'ti,omap3-intc': RawIrqController,
|
||||
'riscv,cpu-intc': RawIrqController,
|
||||
'riscv,plic0': RawIrqController,
|
||||
}
|
||||
|
||||
|
||||
|
|
|
|||
Loading…
Reference in a new issue