94 lines
3.8 KiB
C
94 lines
3.8 KiB
C
/*
|
|
* Copyright 2016, Data61
|
|
* Commonwealth Scientific and Industrial Research Organisation (CSIRO)
|
|
* ABN 41 687 119 230.
|
|
*
|
|
* This software may be distributed and modified according to the terms of
|
|
* the GNU General Public License version 2. Note that NO WARRANTY is provided.
|
|
* See "LICENSE_GPLv2.txt" for details.
|
|
*
|
|
* @TAG(D61_GPL)
|
|
*/
|
|
#pragma once
|
|
#include <config.h>
|
|
|
|
#ifdef CONFIG_HARDWARE_DEBUG_API
|
|
|
|
#include <arch/machine/debug.h>
|
|
|
|
#define DEBUG_REPLY_N_EXPECTED_REGISTERS (1)
|
|
|
|
/* Arch specific setup functions */
|
|
BOOT_CODE bool_t Arch_initHardwareBreakpoints(void);
|
|
void Arch_breakpointThreadDelete(tcb_t *thread);
|
|
|
|
/** Sets up (and overwrites) the current configuration of a hardware breakpoint.
|
|
* @param bp_num Hardware breakpoint ID. Usually an integer from 0..N.
|
|
* @param vaddr Address that the breakpoint should be triggered by.
|
|
* @param type Type of operation that should trigger the breakpoint.
|
|
* @param size Operand size that should trigger the breakpoint.
|
|
* @param rwx Access type (read/write) that should trigger the breakpoint.
|
|
* @param uds If NULL, this function call will write directly to the hardware
|
|
* registers.
|
|
* If non-NULL, 'uds' is assumed to be a pointer to a debug register
|
|
* context-saving memory block, and this function will write to that
|
|
* context-saving memory block instead.
|
|
*/
|
|
void setBreakpoint(arch_tcb_t *uds,
|
|
uint16_t bp_num,
|
|
word_t vaddr, word_t type, word_t size, word_t rw);
|
|
|
|
/** Reads and returns the current configuration of a hardware breakpoint.
|
|
* @param bp_num Hardware breakpoint ID. Usually an integer from 0..N.
|
|
*
|
|
* @return Filled out getBreakpoint_t with the following fields:
|
|
* @param vaddr[out] Address that the breakpoint is set to trigger on.
|
|
* @param type[out] Type of operation that will trigger the breakpoint.
|
|
* @param size[out] operand size that will trigger the breakpoint.
|
|
* @param rw[out] Access type (read/write) that will trigger thr breakpoint.
|
|
* @param uds If NULL, this function call will read directly from the hardware
|
|
* registers.
|
|
* If non-NULL, 'uds' is assumed to be a pointer to a debug register
|
|
* context-saving memory block, and this function will read from that
|
|
* context-saving memory block instead.
|
|
* @param is_enabled Bool stating whether or not the breakpoint is enabled.
|
|
*/
|
|
typedef struct getBreakpointRet {
|
|
word_t vaddr, type, size, rw;
|
|
bool_t is_enabled;
|
|
} getBreakpoint_t;
|
|
|
|
getBreakpoint_t getBreakpoint(arch_tcb_t *uds, uint16_t bp_num);
|
|
|
|
/** Clears a breakpoint's configuration and disables it.
|
|
* @param bp_num Hardware breakpoint ID. Usually an integer from 0..N.
|
|
* @param uds If NULL, this function call will write directly to the hardware
|
|
* registers.
|
|
* If non-NULL, 'uds' is assumed to be a pointer to a debug register
|
|
* context-saving memory block, and this function will write to that
|
|
* context-saving memory block instead.
|
|
*/
|
|
void unsetBreakpoint(arch_tcb_t *uds, uint16_t bp_num);
|
|
|
|
bool_t configureSingleStepping(arch_tcb_t *uc,
|
|
uint16_t bp_num,
|
|
word_t n_instr,
|
|
bool_t is_reply);
|
|
|
|
static inline bool_t
|
|
singleStepFaultCounterReady(arch_tcb_t *uc)
|
|
{
|
|
/* For a single-step exception, the user may have specified a certain
|
|
* number of instructions to skip over before the next stop-point, so
|
|
* we need to decrement the counter.
|
|
*
|
|
* We will check the counter's value when deciding whether or not to
|
|
* actually send a fault message to userspace.
|
|
*/
|
|
if (uc->tcbContext.breakpointState.n_instructions > 0) {
|
|
uc->tcbContext.breakpointState.n_instructions--;
|
|
}
|
|
return uc->tcbContext.breakpointState.n_instructions == 0;
|
|
}
|
|
|
|
#endif /* CONFIG_HARDWARE_DEBUG_API */
|