Fábio Coutada
98ed638f3c
All uncommitted work from ESP32 GDB stub development session. Includes: - GDB stub (uos_gdbstub.c/.h/_entry.S) - Startup vector table rewrite - ESP32 HAL integration files - Boot chain design docs - AGENTS.md absolute rules (commit before refactor, no unauthorized changes) - All prior deepseek session work This commit prevents further data loss. No claims of correctness.
101 lines
4.2 KiB
C
101 lines
4.2 KiB
C
/*
|
|
* UniversalisOS — Minimal sdkconfig.h for ESP32 HAL Integration
|
|
*
|
|
* Provides the CONFIG_* macros that Espressif HAL headers expect.
|
|
* Only the bare minimum needed for UART, Timer, Cache, MMU, and basic SoC init.
|
|
*/
|
|
#pragma once
|
|
|
|
/* ================================================================
|
|
* SoC Identification
|
|
* ================================================================ */
|
|
#define CONFIG_IDF_TARGET_ESP32 1
|
|
#define CONFIG_IDF_TARGET "esp32"
|
|
#define CONFIG_SOC_SERIES_ESP32 1
|
|
|
|
/* ================================================================
|
|
* SoC Capabilities (required by soc_caps.h / ext_mem_defs.h)
|
|
* ================================================================ */
|
|
#define CONFIG_SOC_CAPS_ECO_VER 301
|
|
#define CONFIG_ESP32_REV_MIN_FULL 301
|
|
#define CONFIG_IDF_TARGET_ESP32 1
|
|
#define CONFIG_SOC_CPU_CORES_NUM 2
|
|
#define CONFIG_SOC_CPU_INTR_NUM 32
|
|
#define CONFIG_SOC_CPU_HAS_FPU 1
|
|
#define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2
|
|
#define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2
|
|
#define CONFIG_SOC_GPIO_PORT 1
|
|
#define CONFIG_SOC_GPIO_PIN_COUNT 40
|
|
#define CONFIG_SOC_MMU_PERIPH_NUM 2
|
|
#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 3
|
|
#define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000
|
|
#define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8
|
|
#define CONFIG_SOC_UART_NUM 3
|
|
#define CONFIG_SOC_UART_FIFO_LEN 128
|
|
#define CONFIG_SOC_UART_SUPPORT_APB_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_REF_TICK 1
|
|
#define CONFIG_SOC_UART_BITRATE_MAX 5000000
|
|
#define CONFIG_SOC_GPTIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_WDT_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_CLK_TREE_SUPPORTED 1
|
|
#define CONFIG_SOC_SPI_FLASH_SUPPORTED 1
|
|
#define CONFIG_SOC_SPI_EXTERNAL_NOR_FLASH_SUPPORTED 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1
|
|
#define CONFIG_SOC_RNG_SUPPORTED 1
|
|
#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1
|
|
#define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED 1
|
|
#define CONFIG_SOC_IDCACHE_PER_CORE 1
|
|
#define CONFIG_SOC_XTAL_SUPPORT_40M 1
|
|
#define CONFIG_SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL 5
|
|
#define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1
|
|
#define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1
|
|
|
|
/* ================================================================
|
|
* Clock Configuration (needed by clock tree HAL)
|
|
* ================================================================ */
|
|
#define CONFIG_XTAL_FREQ_40 1
|
|
#define CONFIG_XTAL_FREQ 40
|
|
|
|
/* ================================================================
|
|
* System / Startup
|
|
* ================================================================ */
|
|
#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1
|
|
#define CONFIG_ESP_ROM_HAS_CRC_LE 1
|
|
#define CONFIG_ESP_ROM_HAS_CRC_BE 1
|
|
#define CONFIG_ESP_ROM_HAS_MZ_CRC32 1
|
|
#define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1
|
|
#define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1
|
|
|
|
/* ================================================================
|
|
* HAL Configuration
|
|
* ================================================================ */
|
|
#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1
|
|
#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2
|
|
|
|
/* ================================================================
|
|
* Bootloader / Flash offsets
|
|
* ================================================================ */
|
|
#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x1000
|
|
#define CONFIG_PARTITION_TABLE_OFFSET 0x8000
|
|
#define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1
|
|
#define CONFIG_ESPTOOLPY_FLASHFREQ_40M 1
|
|
#define CONFIG_ESPTOOLPY_FLASHSIZE_4MB 1
|
|
|
|
/* ================================================================
|
|
* Memory / MMU
|
|
* ================================================================ */
|
|
#define CONFIG_MMU_PAGE_SIZE 0x10000 /* 64KB */
|
|
#define CONFIG_SPI_FLASH_ROM_DRIVER 1
|
|
#define CONFIG_SPI_FLASH_USE_LEGACY_IMPL 1
|
|
|
|
/* ================================================================
|
|
* Debug / Logging (minimal)
|
|
* ================================================================ */
|
|
#define CONFIG_LOG_VERSION_1 1
|
|
#define CONFIG_LOG_VERSION 1
|
|
#define CONFIG_LOG_DEFAULT_LEVEL_NONE 1
|
|
#define CONFIG_LOG_MAXIMUM_LEVEL 0
|